Embedded Insiders Why Memory Matters: Rambus' HBM4 Memory Controller IP
Oct 10, 2024
Steven Woo, Rambus fellow and memory architect with ~30 years in high-performance DRAM, and Rob Oshana, Analog Devices SVP leading software and security, join to discuss HBM4 controller IP, memory bandwidth and capacity challenges, integration and signal integrity with doubled lanes, and how software and developer tools are reshaping hardware-software co-design.
AI Snips
Chapters
Transcript
Episode notes
Memory Is The Primary Bottleneck
- Memory bandwidth and capacity are the core constraints for high-performance systems and have become more prominent as workloads grow.
- Steven Woo explains that AI workloads are often bandwidth-limited and increasing memory's share of system power and cost makes efficiency critical.
HBM4 Boosts Bandwidth With More Lanes And Faster Signaling
- HBM evolved to meet exploding bandwidth and capacity needs by stacking dies and using advanced packaging.
- Steven Woo describes HBM4 doubling data wires and increasing per-wire speed to yield roughly 3–4× bandwidth over HBM3.
Use Early Controller IP To Meet Memory Timelines
- Adopt available controller IP early so processor vendors can design to new memory standards without waiting for DRAM availability.
- Rambus' HBM4 controller lets companies align processor availability with memory product timing by offering first-to-market IP.